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Abstract
A simple to implement model is presented to extract interface trap density of graphene field effect transistors. The presence of inter-
face trap states detrimentally affects the device drain current–gate voltage relationship Ids–Vgs. At the moment, there is no analyti-
cal method available to extract the interface trap distribution of metal-oxide-graphene field effect transistor (MOGFET) devices.
The model presented here extracts the interface trap distribution of MOGFET devices making use of available experimental capaci-
tance–gate voltage Ctot–Vgs data and a basic set of equations used to define the device physics of MOGFET devices. The model was
used to extract the interface trap distribution of 2 experimental devices. Device parameters calculated using the extracted interface
trap distribution from the model, including surface potential, interface trap charge and interface trap capacitance compared very
well with their respective experimental counterparts. The model enables accurate calculation of the surface potential affected by
trap charge. Other models ignore the effect of trap charge and only calculate the ideal surface potential. Such ideal surface potential
when used in a surface potential based drain current model will result in an inaccurate prediction of the drain current. Accurate
calculation of surface potential that can later be used in drain current model is highlighted as a major advantage of the model.
Introduction
Graphene has recently attracted a lot of attention. Its 2D
nature along with its significantly high carrier mobility
(≈15,000 cm2/(V·s)) make it an ideal material to replace silicon
[1] in the more than Moore era. During deposition of the dielec-
tric layer on graphene as well as from deposition of graphene on
the substrate defects may be formed in the film resulting in the
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presence of trap states; Dit states (cm−2·eV−1) at the interface
between the dielectric layer and graphene channel [2,3]. These
trap states trap mobile carriers degrading the gate field modula-
tion effect, thereby resulting in degraded surface potential.
Popular metal-oxide-graphene field-effect transistor
(MOGFET) models do not take into account the detrimental
effect of Dit states on device surface potential [4,5]. Zebrev et
al. [6], recently presented a model that takes into account the
effect of Dit states on the device current. A similar approach has
been used by [7]. However, Zebrev’s drain current expression is
based on the assumption of presence of constant Dit states over
the entire energy range of operation of the device. The assump-
tion does not work generally; recently, significantly varying Dit
distribution has been reported for metal-oxide-graphene (MOG)
capacitors [8]. This suggests the need for a model that can ana-
lytically calculate the interface trap density of MOGFET
devices that could later be used in drain current Ids models for
efficient Ids performance prediction.
This work presents a method to extract interface trap density of
MOGFET with the help of device Ctot–Vgs data. Basic equa-
tions and parameters needed to extract interface trap density are
explained below. Extraction and verification of extracted trap
density is explained following the section below.
Basic equations and parameters
Basic equations
Figure 1a shows the schematic of a typical MOGFET. The
channel consists of monolayer graphene with length L deposited
on a SiO2 layer with a p-type doped silicon substrate as the
backgate (only top-gated monolayer MOGFET is considered in
this work). The gate stack consists of a dielectric layer with
thickness tox and a metal gate. Qit in Figure 1a refers to the
interface trap charge found at the dielectric/channel interface.
Figure 1b shows the equivalent capacitive circuit of the typical
capacitances in the MOGFET device. In a MOGFET top gate
capacitance Cox is in series with the parallel combination of
interface trap capacitance Cit which originates from the pres-
ence of Dit states, and Cq the quantum capacitance.
Cq is a graphene material property and is given by [9],
(1)
where, q is the charge on an electron, φs is surface potential,
Figure 1: (a) Schematic of MOGFET device. (b) Equivalent capacitive
circuit of typical capacitances in MOGFET.
 is the Planck’s constant, v f  is the fermi velocity
(1 × 108 cm2/(V·s)), Cqi is a fitting factor independent of φs, and
accounts for the finite Cq observed at Dirac point (DP) (at
which the fermi level Ef = qφs = 0 = ED, where ED is the energy
(eV) at DP).
The total capacitance Ctot of MOGFET is given by,
(2)
Applying the capacitor divider relation to Figure 1b, the sur-
face potential φs of MOGFET is given by,
(3)
where Vgs is the gate voltage, VDP is the gate voltage at DP
known to be caused by the gate-metal/graphene workfunction
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difference [10], and/or interface trap states [11], and Vc is the
channel voltage drop due to the applied drain bias Vds with
Vc = 0 at the source end and Vc = Vds at the drain end.
Solving self-consistently for φs in Equation 3 and Cq = (βgqφs),
φs is given by Equation 4,
(4)
Here, the positive (negative) sign applies when (Vgs − VDP − Vc)
Cox > 0 (< 0). The sum of Cq + Cit in Equation 2 and Equation 3
can be labeled as Cx. The next few paragraphs explain the pro-
cedure for extraction of experimental φs, Cq, Cit and Qit param-
eters of two sample MOGFET devices which are then used in
extraction of their Dit distributions explained in the section “Ex-
traction of interface trap states”.
Experimental φs, Cit, and Qit extraction
Surface potential φs and Cit were extracted for two MOGFET
devices using experimental Ctot–Vgs data (from herein referred
as Ctot_exp) taken from Device 1 [7], and device 2 [12] (with
back-gate bias = 0 V, and Vds = 0). The extracted φs and Cit pa-
rameters obtained using experimental Ctot_exp data will be re-
ferred to as φs_exp and Cit_exp. The device parameters for both
the devices are mentioned in Table 1.





Device 1 [7] Cox (μF/cm2) 1.98
VDP (V) 0.2
Cqi (μF/cm2) 1
Device 2 [12] Cox (μF/cm2) 0.76
VDP (V) 0.11
Cqi (μF/cm2) 1.6
As mentioned in [12] for Device 2, the DC method used to find
Cox involves a large amount of ambiguity due to imprecise
evaluation of the back-gate capacitance [13], and consequently
Cox. A Cox value of 1.00 μF/cm2 along with available Cq and
Cit parameters from [12] in Equation 2 was found to reproduce
available Ctot_exp, and Cq results very well, instead of the re-
ported value of 0.76 μF/cm2, the former is used instead in this
work. The extraction procedure is described next.
Cx can be found from Equation 5 which is derived from manip-
ulating Equation 2. Here Ctot is the respective experimental
Ctot–Vgs data for the two experimental devices and Cox is their
oxide capacitances mentioned in Table 1.
(5)
Cx obtained from the above equation is then substituted in
Equation 3 to extract device’s φs as a function of Vgs, with all
the other parameters in Equation 3 known. The extracted φs is
referred to as φs_exp as device’s surface potential extracted from
experimental Ctot–Vgs data.
Once φs_exp is obtained, Cq can be calculated from Equation 1.
Finally, device’s Cit can be obtained using the expression
below. The extracted Cit is referred to as Cit_exp as device’s
interface trap capacitance obtained from experimental Ctot–Vgs
data.
(6)
By substituting Cit_exp in the expression given below, device’s
Qit can be extracted.
(7)
In Equation 7 Ef = φs_exp. The extracted Qit is referred to as
Qit_exp as the interface trap charge extracted from experimental
Ctot–Vgs data.
The relationship between Cit and Qit is given by
(8)
Extraction of interface trap states
For the extraction, according to standard convention [6]
acceptor and donor type traps states were considered for the
n-type MOGFET, and p-type MOGFET operation, respectively.
The interface trap charge for both acceptor type and donor type
trap states can be calculated from the following [11],
(9)
(10)
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Figure 2: Dit distribution extraction procedure.
(11)
Here, in Equation 9–11, Qit_calc denotes the calculated interface
trap charge, FtA (FtD) denotes the probability of occupation of k
acceptor (donor) type trap states, and EtA (EtD) denotes the ith
energy level of each of these k acceptor (donor) type trap state.
Dit is the interface trap density defined at the ith energy level.
Qit can be found by the integral of product of all the k trap states
with their respective FtA (FtD) between ED and Ef.
Dit distribution extraction criteria are based on our earlier work
on MoS2 MOSFET [14], and are highlighted in Figure 2. The
following procedure describes Dit extraction criteria for
MOGFET devices using the two reference experimental
devices. As a first step, Qit_exp and φs_exp values are extracted
using the procedure outlined in the previous section. Next, the
extracted φs_exp is substituted in Equation 10 and Equation 11
as Ef = qφs_exp to calculate FtA(D) values. These FtA(D) values
are then used in Equation 9 to find Qit_calc. In this step and the
step prior to this, Dit values in Equation 9 and EtA(D) values in
Equation 10 and Equation 11 are fitted for each energy level
such that Qit_calc obtained using this procedure matches, as a
function of φs_exp, experimental Qit_exp extracted earlier. This is
indicated by step 3 of the flowchart shown in Figure 2.
If Qit_exp and Qit_calc values as a function of φs_exp match it
means the fitted Dit values used in Equation 9 to calculate
Qit_calc were a good fit to reproduce the extracted experimental
Qit_exp. This step enables us to calculate Dit values.
At this point, we have only calculated Qit_calc as a function of
φs_exp. In order to compare parameters consistently we need to
self-consistently find Qit_calc as a function of φs_calc, where
φs_calc refers to φs calculated from Equation 4 using Cit_calc as
the input variable. Cit_calc refers to Cit calculated from Equa-
tion 8 using Qit_calc and φs_calc as input variables. The self-
consistent Cit_calc–φs_calc calculation procedure is based on our
earlier works on MOSFET interface trap drain current modeling
[14,15]. The procedure is highlighted in Figure 3 and is de-
scribed next.
The first step is calculating Cit_calc from Equation 8 by substi-
tuting Qit_calc obtained in the previous step (i.e., during the Dit
extraction procedure) and the earlier obtained φs_exp. The calcu-
lated Cit is referred to as Cit_calc. Calcuted Cit_calc is then substi-
tuted in Equation 4 to find φs_calc. This φs_calc is then substi-
tuted back in Equation 9–11 using the already extracted inter-
face trap distribution to calculate Qit_calc. This Qit_calc along
with φs_calc obtained in the previous step is substituted back in
Equation 8 to find Cit_calc which is then substituted in
Equation 4 to find φs_calc. This process is repeated back and
forth until self-consistency is obtained between Qit_calc/Cit_calc
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Figure 3: φs_calc/Qit_calc self-consistent calculation procedure.
and φs_calc. Now we can express Qit_calc/Cit_calc as functions of
φs_calc, and in turn φs_calc is calculated using Cit_calc.
Interface trap distribution verification criteria simply implies
that
1. Qit_calc (as a function of φs_calc) should match well with
Qit_exp (as a function of φs_exp).
2. Cit_calc (as a function of φs_calc) should match well with
Cit_exp (as a function of φs_exp).
3. φs_calc should match well with φs_exp.
If the respective calculated and experimental parameters are in
reasonable agreement, it proves that the fitted Dit values used to
find the calculated parameters were reasonable (within a toler-
ance limit) to match well the experimental parameters. The
extracted Dit distribution is shown in Figure 4; magenta for
Device 1 and yellow for Device 2.
Results and Discussion
To prove the validity of the extraction criteria, the extracted ex-
perimental parameters, i.e., Qit_exp, Cit_exp, φs_exp, and Ctot_exp
are compared with the respective calculated, i.e., Qit_calc,
Cit_calc, φs_calc, and Ctot_calc parameters obtained using the
extracted Dit distribution, as shown in the following.
Figure 5a and 5b compare for Device 1 and 2, respectively, the
extracted Qit_exp from Equation 7 (symbols) as a function of
φs_exp with the self-consistently calculated Qit_calc as a function
of φs_calc. Qit_exp, and Qit_calc are in reasonable agreement
Beilstein J. Nanotechnol. 2016, 7, 1368–1376.
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Figure 5: (a) and (c) Qit for Device 1 and 2 respectively, symbols: Qit_exp from Equation 7 as a function of φs_exp, line: Qit_calc calculated from Equa-
tion 9–11 as a function of φs_calc. Figure 5b and 5d show the difference in Qit_calc and Qit_exp as a function of Vgs for Device 1 and 2 respectively.
Figure 4: Extracted Dit distribution, magenta: Device 1, yellow:
Device 2.
as shown by Figure 5b and 5d which show the difference
in Qit_calc and Qit_exp as a function of Vgs, for Device 1 and 2,
respectively.
Figure 6a and 6b show for Device 1 and 2, respectively, the
extracted φs_exp (symbols) as a function of Vgs − VDP compared
with φs_calc (solid line) as a function of Vgs − VDP; φs_exp is in
excellent agreement with φs_calc.
Also shown is φs-ideal, calculated from Equation 4 with Cit = 0
(dashed line). The surface potential calculated with no Cit = 0
compared with the surface potential calculated considering Cit
clearly indicates that with no Cit included in the surface poten-
tial calculation the result will be an erroneously calculated sur-
face potential. Such an erroneous surface potential if used in
surface potential based drain current models will lead to unreal-
istic prediction of device current. Blue symbols in Figure 6a and
6b show the difference in φs_exp and φs_calc. As the graph
shows, the difference between the two is minimal. The model
ensures accurate, realistic calculation of device surface poten-
tial by taking into account degradation caused by trap states.
This feature could be used to develop more realistic drain cur-
rent models.
Figure 7a and 7b show for Device 1 and 2 respectively, the
extracted Cit_exp (symbols) from Equation 6, as a function of
φs_exp compared with the Cit_calc (solid line), as a function of
φs_calc; Cit_exp is in reasonable agreement with Cit_calc.
Figure 7b and 7d show difference in Cit_exp and Cit_calc as a
function of Vgs. The error in Cit_calc although, higher than
Qit_calc is still negligible. This is proven when we substitute
Cit_calc in Equation 4 to calculate φs_calc (when self-consistency
is obtained), φs_calc matches very well with φs_exp as shown
earlier in Figure 6.
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Figure 6: (a) and (b) φs for Device 1 and 2 respectively as a function of Vgs, symbols: extracted φs_exp, lines: φs_calc calculated from Equation 4 using
the self-consistently obtained Cit_calc/Qit_calc from Equation 8–11, dashed lines; φs_calc-ideal from Equation 4 with Cit = 0. Blue symbols show the
difference in φs_calc and φs_exp.
Figure 7: (a) and (c). Cit for Device 1 and 2 respectively, symbols: Cit_exp from Equation 6 as a function of φs_exp, line: Cit_calc calculated from Equa-
tion 8–11 as a function of φs_calc. (b) and (d) show the difference between Cit_exp and Cit_calc as a function of Vgs for Device 1, and 2 respectively.
Finally, Ctot_exp is compared with Ctot_calc calculated using
Cq_calc from Equation 1, and Cit_calc obtained above in Equa-
tion 2, this is shown in Figure 8a and 8b for Device 1 and 2 re-
spectively; Ctot_exp (symbols) is in excellent agreement with
Ctot_calc (solid line). All calculated parameters dependent on Dit
states, i.e., Qit_calc, Cit_calc, φs_calc and device Ctot_calc are in
excellent agreement with the respective extracted experimental
parameters, thereby validating the extracted Dit distribution.
It must be mentioned part of this work is based on our earlier
work on MoS2 transistor [14] as briefly mentioned earlier.
However, in that work the interface trap density of MoS2 tran-
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Figure 8: (a) and (b) Ctot for Device 1 [7] and 2 [12] respectively, symbols: Ctot_exp as a function of Vgs, lines: Ctot_calc from Equation 2 as a function
of Vgs.
sistor was extrated by simply fitting the Qit parameter in the
device’s drain current (Ids) model to fit experimental device’s
Ids with the calculated one from the model. Next, device’s φs
was calculated from the model equation. This φs was substi-
tuted in Equation 9–11 (also used in that work) to fit EtA/D and
Dit values to match Qit obtained earlier by fitting device’s Ids.
This Dit distribution extraction procedure is the same in both
works. However, in this work, instead of fitting Qit in a drain
current expression, a thorough analytical framework has been
developed, based on fundamental MOGFET device physics, to
extract important experimental parameters including Qit, Cit and
φs data from experimental Ctot–Vgs data as highlighted in the
section “Experimental φs, Cit, and Qit extraction”. Using these
experimental parameters as a reference and the framework
developed earlier [14,15] an analytical framework was
presented to extract the interface trap distribution of MOGFET
devices.
To date, to the best of our knowledge this is the only such work
in the field. No thorough quantitative, experimental data yet
exists on interface trap distribution of graphene transistors. In
light of this, this work will be a useful addition to graphene-
transistor compact modeling literature.
Conclusion
In summary, a simple analytic method was introduced to extract
the interface trap distribution of MOGFET devices using
device’s Ctot–Vgs data. The model makes use of the basic set of
equations used to define device physics of MOGFET devices.
Using the procedure mentioned above, interface trap densities
of two reference experimental devices were extracted. Device
parameters dependent on the extracted interface distribution in-
cluding the calculated surface potential, interface trap charge,
interface trap capacitance and total capacitance matched very
well with the respective extracted experimental device parame-
ters. The model enables calculation of device surface potential
with the adverse effect of trap charge on device surface
potential included. This capability could further be explored
in surface potential based MOGFET Ids models to help
predict MOGFET Ids–Vgs performance more accurately by
including the effect of interface trap charge on device surface
potential.
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